



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/757,404	01/08/2001	Steven A. Guccione	X-786 US	6382

24309 7590 11/23/2004

XILINX, INC  
ATTN: LEGAL DEPARTMENT  
2100 LOGIC DR  
SAN JOSE, CA 95124

EXAMINER
----------

HOGAN, MARY C

ART UNIT	PAPER NUMBER
----------	--------------

2123

DATE MAILED: 11/23/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

<p align="center"><b>Office Action Summary</b></p>	<b>Application No.</b> 09/757,404	<b>Applicant(s)</b> GUCCIONE ET AL.	
	<b>Examiner</b> Mary C Hogan	<b>Art Unit</b> 2123	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 23 September 2004.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-5,13-18 and 20 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☐ Claim(s) \_\_\_\_\_ is/are rejected.
- 7) ☒ Claim(s) 6-12,19 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 23 September 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \*    c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

**DETAILED ACTION**

1. This application has been examined.
2. **Claims 1-20** have been examined and rejected.

***Allowable Subject Matter***

3. **Claims 6-12 and 19** are objected to as being dependent upon a rejected base claim, but would be allowable over the prior art of record if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

***Claim Rejections - 35 USC § 103***

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.
5. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:
  1. Determining the scope and contents of the prior art.
  2. Ascertaining the differences between the prior art and the claims at issue.
  3. Resolving the level of ordinary skill in the pertinent art.
  4. Considering objective evidence present in the application indicating obviousness or nonobviousness.
6. **Claims 1-5, 13-18 and 20** are rejected under 35 U.S.C. 103(a) as being unpatentable over Agrawal et al (U.S. Patent 6,216,257), herein referred to as **Agrawal** and further in view of Williams (U.S. Patent 6,631,508), herein referred to as **Williams**.
7. As to **Claims 1,13 and 20**, **Agrawal** teaches:

- a. reading a configuration bitstream (**column 3, lines 49-55**)
  - b. constructing objects in a computer memory, each object corresponding to a configurable element of the PLD as configured in the configuration bitstream and each object having associated therewith an output signal state and one or more input signal states (**column 8, lines 40-44**)
8. As to steps **c-e** and **Claim 13**, **Agrawal** teaches mapping VHDL constructs to the fine and/or coarse grain resources of the targeted FPGA device/family (**column 9, lines 24-26 and Figure 1A, elements 40 and 41**).
9. **Agrawal** does not expressly disclose the steps involved in mapping VHDL constructs to the fine and/or coarse grain resources of the targeted FPGA device/family.
10. **Williams** teaches an implementation phase in which a circuit design is synthesized into lower-level technology specific representation such as an FPGA netlist. This phase includes mapping the netlist to particular configurable resources of the device (**Column 2, lines 17-22**). The process includes:
  - c. generating events in response to signal values in the configuration bitstream, each event including an object identifier (**column 10, line 33-34**) an input signal identifier (**column 10, lines 42-44**), and an input signal state (**column 10 lines 44-45**)
  - d. updating the output signal state and an input signal state of a corresponding object in response to the input signal state of the event and type of configurable element (**column 10, lines 47-49**)
  - e. finding the configurable elements that are connected to the output signal if processing an event changes the output signal state of an object (**column 10, lines 52-53**)
11. As to generating events for the objects corresponding to the configurable elements connected to the output signal if processing an event changes the output signal state of an object, it is taught that the design of the circuit is a process that involves simulation and modification (**column 2, lines 22-31**). It is concluded that after modification of the design, the re-mapping of the HDL description to the FPGA specifications after a redesign would involve processing an event that changes the output signal state of an object, and therefore would generate events for the objects corresponding to the configurable elements connected to the output signal.
12. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify mapping VHDL constructs to the fine and/or coarse grain resources of the targeted FPGA device/family as taught in **Agrawal** with the steps as disclosed in **Williams** since the mapping step

involves mapping the netlist to particular configurable resources of the device as taught in **Williams (column 2, lines 20-22)**.

13. As to **Claims 2 and 15, Agrawal** teaches the PLD is an FPGA (**column 1, lines 61-67**), further comprising constructing look up table objects corresponding to FPGA lookup tables wherein each lookup table object includes a plurality of input signal attributes and an ordered set of bit values, each bit value addressable by values of the input signal attributes (**column 8, lines 40-44**).

14. As to **Claims 3 and 16, Agrawal** teaches each event further including a routing delay value (**column 9, lines 52-58 and Table 1**).

15. As to **Claims 4 and 17, Agrawal** teaches adding each event to a last-in-first-out (LIFO) queue and getting each event from the LIFO queue prior to processing the event (**column 3, lines 33-36**). It is concluded that events are the type of elements that would be added to a LIFO queue and that the implementing of these elements involves getting each event from the LIFO queue prior to processing.

16. As to **Claims 5 and 18, Agrawal** teaches maintaining a synchronous event LIFO queue for synchronous events and an asynchronous event LIFO queue for asynchronous events (**column 8 line 66-column 9, line 10**). It is taught that “timing constructs” define events that are synchronous or asynchronous and that the LIFO queues discussed above in paragraph 20 could be used to maintain “clock synchronized registers” such as a queue for synchronous events and a queue for asynchronous events.

17. As to **Claim 14, Agrawal** teaches simulating the circuit design in response to hardware interface program calls that are selectable for interfacing with a physical device or with a simulation process (**column 14, lines 15-17 and 27-33**).

#### ***Response to Arguments***

18. Applicant states: the cited section of Agrawal neither shows nor suggests reading a configuration bitstream and constructing the objects for simulation from the bitstream.

19. As to the above argument, Agrawal teaches reading a configuration bitstream (**column 3, lines 49-61, and Figure 1, element 40**) wherein the configuration bitstream of the device is read in and used in the FPGA synthesis tools to partition, place, route, map, synthesize and optimize the design. Agrawal teaches constructing the objects in memory (**column 8, lines 40-44**) wherein the objects are the Boolean functions that define part or all of the design as a collection of hierarchical Boolean functions. Applicant states “constructing the objects for simulation from the bitstream”, however, this limitation of construction the objects for simulation does not appear in the claim language.

20. Applicant states: The Office Action mistakenly alleges that Williams teaches (c) generating events in response to signal values in the configuration bitstream, each event including an object identifier, an input signal identifier, and an input signal state; and (d) for each event, updating the output signal state and an input signal state of a corresponding object in response to the input signal state of the event and type of configurable element. Williams describes approaches for placing a circuit design, not methods for simulating.

21. As to the above argument, Williams teaches generating events in response to signal values in the configuration bitstream (column 10, line 33-34), each event including an object identifier (column 10, line 33-34), an input signal identifier (column 10, lines 42-44) and an input signal state (column 10 lines 44-45) and (d) for each event, updating the output signal state and an input signal state of a corresponding object in response to the input signal state of the event and type of configurable element (**column 10, lines 47-49**).

22. As to the argument that Williams describes approaches for placing a circuit design, not methods for simulating, it is acknowledged that Williams teaches both the placement of the circuit design and the simulation of this design at various points in the design process (for example: column 4, line 7, line 24). It is noted that the claims, as interpreted, are also directed to both the placement and simulation of a design for a PLD and it is well known in the art that simulation occurs at various steps in the design process of an FPGA design.

23. Applicant states: The alleged motivation for combining Williams with Agrawal is improper.

24. In response to applicant's argument that the motivation for combining Williams with Agrawal is improper, both Agrawal and Williams teach methods for placing an FPGA design and simulating this design at various points in the design process. Therefore, Agrawal and Williams are directed to the same field of art. Therefore, it would have been obvious to combine the teachings of Agrawal and Williams to modify Agrawal's approach with William's approach.

### ***Conclusion***

25. The prior art made of record, see PTO 892, and not relied upon is considered pertinent to applicant's disclosure, careful consideration must be given prior to Applicant's response to this Office Action.


26. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

27. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Mary C Hogan whose telephone number is 571-272-3712. The examiner can normally be reached on 7:30AM-5PM Monday-Friday. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kevin Teska can be reached on 571-272-3716. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Mary C. Hogan  
Assistant Patent Examiner  
Art Unit 2123

\*\*\*



KEVIN J. TESKA  
SUPERVISORY  
PATENT EXAMINER